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This report discusses the similarities and differences of STG and Burstm ode specifications and synthesis 
methods. T he first part of the report examines the applicability and efficiency of ST G ’s single controller fork- 
join concurrency ability versus B urstm ode’s partitioned fork-join concurrency approach. Results comparing 
the synthesis results for designs using the same level of concurrency in the controllers (STG and Burstm ode), 
as well as the different m ethods of realizing fork-join concurrency, are presented.
The second part compares the timing assumptions being made by the SI synthesis algorithms and if they 
can generate a hazard-free solution under Burstm ode burst property and fundamental mode assumptions.
This comparison shows that speed independent generalized C-elem ent im plem entations exhibit hazards under 
the burst property assum ption model and can thus not be used to implement Burstm ode controllers. It also 
shows that the SI standard C-elem ent approach, while complying with the burst property of a legal Burstm ode 
specification, may not generate - from a Burstm ode point of view - minimum covers. In addition, timed circuits 
are analyzed for the same hazard considerations. Tim ed circuits have the same problems as SI when it comes 
to Burstm ode hazard considerations. An extension to timed circuit synthesis that potentially can reduce the 
number of entrance violations in a standard C-element im plem entation significantly is also presented.
1 I n t r o d u c t i o n
In the context o f high level synthesis, the control style targeted by the handshake expansion step is im portant in 
that it d ictates what high level constructs can be supported efficiently at the sta te m achine level. T w o m ain styles 
o f asynchronous control realizations are S T G ’s and B urstm ode circuits. T hese two have different advantages and 
disadvantages at both the specification and synthesis level. T h e asynchronous circuit com piler ACK [3] allows 
fork-join concurrency to be specified in its high level input language. Since it is currently targeting B urstm ode  
style o f control im plem entation though, such concurrency m ust be realized by im plem enting each fork-join thread  
as a separate sub controller that are invoked by a sequential m ain controller when they are supposed to execute. 
Since this way o f realizing fork-join concurrency introduces som e overhead due to sta rt/sto p  handshaking and 
signal sharing arrangem ents, evaluating the m ore straight forward way o f realizing fork-join concurrency in one 
and the sam e controller using STG  synthesis is o f interest. T h is issue is discussed in section 2.
A nother interesting com parison o f STG  and B urstm ode synthesis is to exam ine the im plem entations for con­
trollers with the sam e kind o f  concurrency. T his would p otentia lly  help in deciding what synthesis algorithm s to  
use under which circum stances. An interesting aspect o f such a com parison is also to com pare hazard equalities, 
i.e. the hazard covers m ade by the different synthesis algorithm s, to determ ine if Burstm ode controllers can be 
synthesized using speed independent algorithm s and the im plem entations still be hazard-free under burst property 
and fundam ental m ode assum ptions. T h is will be discussed in section 4.2. Sim ilar considerations regarding tim ed  
circuits will also be discussed in sections 4.4 and 5. T h is report will discuss the sim ilarities and differences o f these 
m ethods and present som e synthesis benchmark com parisons o f the resulting im plem entations.
2  S p e c i f i c a t i o n
B u r s t m o d e .  B urstm ode controllers [6, 8] were developed as a logic extension for single input change asyn­
chronous sta te m achines [7]. T h e restriction that only one input could change at a tim e took care o f dynam ic
1hazard problem s but was too severe and resulted in significant lim itations o f concurrency. One answer to th is was 
to allow input signals to arrive in bursts and outputs to be generated as a burst thus allowing a higher degree of 
concurrency. T his specification m ethod still put quite tight restrictions on the concurrency in that it is only allowed  
in bursts o f the sam e signal type (inputs or ou tputs). Burstm ode has later been extended to  allow non-m onotonic  
input level signals and directed d on ’t cares which further extends the concurrency by allowing input signals to be 
enabled to change over a period of several bursts.
A s far as specification is concerned, B u rstm ode’s m ain advantage is its sim ilarity to  synchronous state m achines 
which, by nature, also exhibits a “bursty” nature between clock edges. Its support of non-m onotonic input level 
signals also facilitates interfacing to  synchronous or other level based environm ents.
STG. STG  controllers [2] have a higher degree o f concurrency than Burstm ode in that they allow specification of 
fork-join type o f  concurrency. Each thread in such a fork-join can then operate on inputs and outputs independently  
o f eachother while being part o f  one and the sam e controller. S T G ’s in their norm al form  however, do not support 
level signals which m akes it harder to integrate them  to a synchronous environm ent. Recent developm ents o f tim ed  
circuits [5], based on S T G ’s, not only allows tim ing bounds to  be associated w ith each signal transition allowing  
pruning o f  unreachable states, but also incorporates level signals. Addressing issues about level signals however, 
is out o f  scope for this report.
2.1 Fork-join concurrency using B urstm ode
One o f the m ajor problem s w ith the burst property of a B urstm ode specification is the lack of fork-join type of 
concurrency where the threads are allowed to  contain arbitrary sequences of in p u t/ou tp u t signal events.
W hile S T G ’s are general enough to allow specification o f this type o f concurrency, Burstm ode effectively restricts 
the allowed concurrency to signal bursts o f  either inputs or outputs. To perform handshake expansion from  a 
high level description containing fork-join concurrency that targets Burstm ode type o f control is therefore not 
as straight forward as for the STG  case and requires partitioning of incom pletely specified controllers [4]. To 
allow such concurrency, the threads m ust be separated into subcontrollers which then can be m ade to execute 
in parallel by requests from the sequential m ain controller. W hile this m ethod  o f realizing fork-join concurrency 
generally reduce the com plexity o f the individual controllers, there is added overhead in starting and detecting the 
com pletion  of each such subcontroller. In addition, when signals are shared between such incom pletely specified  
subcontrollers, extra logic m ust be added to  resolve the sharing. For input signals th is can be done by using a 
blocker gate  approach to only allow the signal to reach the subcontrollers that are currently executing and supposed  
to see the change on the input. For each controller containing the shared signal, a blocker gate is allocated . A 
control signal associated with each controller then controls if  the event should be propagated through the blocker 
gate (to  the controller) or not. The blocker gate can be im plem ented as an A N D  gate in the case o f four phase 
protocol or a SELE CT elem ent in case o f two phase. For output signal sharing, m erge elem ents such as O R  and 
X O R  gates can be used.
T his logic m ust be added sequentially  to the critical signal path through the controller as illustrated in figure
1. Subsequently it m ay significantly reduce controller performance unless the com plexity o f the subcontrollers 
them selves have been reduced by the partitioning sufficently to  outw eigh th is fact. Som ething that is becom ing  
less likely w ith recent advances in autom ated  technology m apping o f large controller circuits [1],
T he question then is, if  S T G ’s w ith  their ability to specify fork-join signal concurrency w ithin the sam e con­
troller can generate a potentially  better solu tion  that, w ith application o f technology m apping, can yield better  
perform ance on average.
Since issues such as technology m apping and controller placem ent and routing are affected by the decision to 
partition or not, th is study can not give a definitive answer for the general case. T he results obtained however 
indicates that S T G ’s are better to  im plem ent short fork-join threads, w hile partitioned B urstm ode is better suited  
for im plem enting larger fork-joins due to  the reduced logic com plexity o f  non-shared signals thanks to partitioning. 
One exam ple that com pares the efficiency o f the two im plem entation  approaches more in detail is presented in 
section 6.
2










Single control implementation Partitioned control implementation
STG Burstmode
Figure 1: Fork-join realization using STG  and B urstm ode
3  C o n v e r t i n g  B u r s t m o d e  t o  S T G
In the process o f  com paring the Burstm ode and STG  approaches, it is im portant to realize specifications that are 
exactly the sam e. We therefore discuss how to im plem ent an autom atic translator from  a B urstm ode specification  
to an ST G , or m ore specific, Event Rule (ER) specification.
One m ain difference in the specification o f S T G ’s com pared to Burstm ode controllers is that S T G ’s synthesis 
m ethods require the environm ent to be specified in order to find all reachable states o f the design. AFSM  
specifications like Burstm ode do not exp licitly  m odel the environm ents behavior, but due to the controllers single 
threaded nature the environm ent can unam biguously be derived from the controller specification.
In order to  find the enabling and enabled signals, or rules, which then describe the behavior o f  both controller 
and environm ent, o f an ER, it is therefore necessary to find the environm ent o f the Burstm ode controller to be 
translated. To find the environm ent we m ust m irror  the behavior o f  the controller. B y observing that a Burstm ode 
controller at any given tim e only executes a single thread, albeit w ith burst concurrency, the mirror behavior can 
be inform ally defined as follows.
1. An input burst o f  the controller is an output burst o f the environm ent.
2. An output burst o f the controller is an input burst o f the environm ent.
3. An ou tput burst o f the environm ent enables an output burst o f the controller if and only if the current state  
o f the controller has a non-em pty output burst. Otherwise an output burst o f the environm ent enables an 
input burst o f the controller.
4. An input burst o f the controller enables an input burst o f the environm ent.
N ote that this sim ple definition only holds true for Burstm ode specifications. Extended B u rstm ode’s addition  
o f directed d on ’t cares requires that the enabling signals for such a directed d on ’t care is the output (or input) 
burst o f  the previous sta te o f  where the directed d o n ’t care is first encountered. A lso a directed d on ’t care can only 
enable the output burst in the state it is forced to evaluate (or the input burst o f the next sta te). It is also worth 
noting that while the basic definition for Burstm ode mirroring given above alw ays will guarantee persistency in 
the ER, the introduction o f Extended Burstm ode and its directed d on ’t cares m ay result in persistency violations 
o f the trigger signals o f the directed d on ’t care signal.
To d isam biguate concurrency from choice and m erge we also need to define conflicts. In a choice place, each 
signal in one branch of the choice conflicts with the signals o f every other branch. T he conflicts in a merge place 
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Figure 2: B urstm ode translation to ER  structure
A translation exam ple is illustrated in figure 2. As can be observed in the definition of the mirror behavior 
above, we can directly translate the input burst o f sta te 3 of the controller to enable the output burst o f the sam e 
state. Sim ilarly the output burst o f this state enables the input burst of the next state. N otice that in sta te 2 
the output burst is em pty wherefore the input burst, rather than the output burst, o f th is sta te enables the input 
burst o f the next state.
4  S y n t h e s i s
T he question now that we have a way to convert a Burstm ode specification to a STG  specification is, can a 
B urstm ode controller be im plem ented using speed independent synthesis algorithm s and still be hazard-free under 
the B urstm ode tim ing assum ptions? T his section will try to answer that question by analyzing w hat hazard covers 
are m ade by the SI algorithm s and how they correspond to Burstm ode hazards.
4.1 B urstm ode circuits
W hen a Burstm ode specification is entered into the synthesis algorithm s it is first converted into a flow table. 
T his flow table is then m inim ized to reduce the number of states. T h is m inim ized flow table then form s an initial 
hazard-free im plem entation  o f single m interm  excitation  region covers. After sta te assignm ent, logic m inim ization  
is performed to reduce the com plexity of the circuit. During logic m inim ization, special care m ust be taken as to 
not introduce any dynam ic hazards by expanding cubes such that they intersect a dynam ic transition trajectory  
w ithout including the corresponding start state o f the transition. In a B urstm ode controller all signals w ithin a 
specified input burst m ay arrive in arbitrary order and w ith arbitrary tim es in between. T h is tim ing property  
will be refered to as the Burstm ode burst property. Burstm ode circuits also operate under fundam ental m ode 
assum ption, m eaning that the circuit as a whole m ust stabilize after an input burst before the next input burst is 
allowed to arrive at its inputs.
4.2 Speed independent circuits
W hen the STG  specification, is entered into the synthesis algorithm s it is first converted into a sta te graph 
representing all reachable states o f the circuit. T he resulting sta te graph is then synthesized using different 
assum ptions on gate im plem entation  structure, i.e. single generalized C-elem ent (gC) gate or m ultip le gates o f a 
standard C-elem ent (sC) im plem entation . Each separate gate though is still considered to be atom ic and have 
an arbitrary propagation tim e. Each excitation  region is then synthesized separately. T he general algorithm , 
also called m ulti-cube, then proceeds by finding all prim e im plicants that can be used to im plem ent the current 
excitation region. Since the m ulticube algorithm  allows covering o f an excitation  region w ith  an arbitrary SOP
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covcr rather than one single cube, we will som etim es refer to such SOP covers as gate-blocks since they are 
considered to be one atom ic block.
Under the generalized C-elem ent m odel, which assum es the entire com plex gate is atom ic and thus evaluates 
im m ediately upon arrival o f any input signal, any set o f prim e im plicants that com pletely covers the excitation  
region can be used to im plem ent a cover.
T he standard C-elem ent m odel assum es that individual gates are atom ic. The im plem entation structure for 
this m odel can be seen in figure 3. Since the circuit consists o f m ore than one level o f gates, while gates are atom ic  
the propagation of a gates new value m ay take arbitrarily long tim e, and thus the whole set or reset function  m ay  
not have finished evaluating before new inputs arrive. T h is could potentia lly  create a hazard when evaluation of 
the set and reset functions overlap. The synthesis algorithm  m ust in this case remove the cause of such hazards. 
T his is done by introducing the concept o f entrance violations  which are solved by first finding the implied states  
o f every prim e im plicant. An im plied state is a state from which we illegally m ay enter the cube cover o f a prim e 
im plicant, thus causing a hazard. Second we split the prim e im plicants that have im plied states into candidate  
implicants  that have less entrance violations. A CC-table  containing colum ns for both the states o f the excitation  
region that m ust be covered by som e im plicants, and the im plied states o f the im plicants is then constructed. A 
solution covering all colum ns of the table is then found.
4.3 Hazard equivalence
T his section will explore the sim ilarities between hazards in SI and B urstm ode realizations. T he im portant 
questions are what B urstm ode hazards under burst property and fundam ental m ode assum ptions m ay m anifest in 
a circuit synthesized using speed independent algorithm s under atom ic gC and sC im plem entation assum ptions. 
We assum e that a SI sC can in fact be im plem ented as a gC B urstm ode circuit. Such a transform ation is legal 
under Burstm ode burst property and fundam ental m ode assum ptions. Since these B urstm ode assum ptions do not 
make any assum ptions about gate atom icity  any hazards exhib ited  by the SI standard gate im plem entation  will 
be preserved in the transform ation to a B urstm ode generalized C -elem ent.
4 .3 .1  B u r s tm o d e  d y n a m ic  h a z a r d s .
Take the exam ple in figure 3 which m odels the introduction o f a possible dynam ic hazard in a Burstm ode cover. 
For the sake of the discussion, assum e that cubes A, B ,  and C  are prim e im plicants found by the B urstm ode  
logic m inim izer and SI m ulti-cube algorithm  respectively. The transitions we will consider are 21 followed by i 2. 
Consider two different scenarios.
1. If for dynam ic transition 21 signal a arrives before signal b, then the transition trajectory passes briefly 
through state s i  and cube A,  before reaching its end sta te in cube C.
Under the SI atom ic gate assum ption, th is transition is hazard-free in the gC approach since the gate evaluates 
im m ediately as it enters each state. T his m eans that the A  cube will always have switched on before the  
sta te covered by the C  cube is entered and subsequently there will be no hazard. Since selecting such a cover 
would introduce a dynam ic hazard under B urstm ode burst property and fundam ental m ode assum ptions, 
where gates are not assum ed to  be atom ic, SI gC im plem entations can not be used to synthesize hazard-free 
Burstm ode circuits. (Consider the case when C  starts pulling down the output and is interrupted by a late  
conducting A  transistor stack.)
Under the SI atom ic gate assum ption, this transition is not hazard-free in the sC approach since the gate 
im plem enting cube A,  while evaluating im m ediately, m ay take an arbitrary long tim e to propagate its value. 
As illustrated in figure 3, the internal node X  can then exhib it a glitch while transition <2 is being performed, 
resulting in an incorrect final value o f the output. T his potentia l hazard however, is removed by the SI sC 
algorithm  since m oving over cube A  in this fashion indicates an entrance v iolation  which is solved by reducing 
cube A  to, in th is case, only cover the excitation  region m interm . The SI sC hazard rem oval addresses the 
Burstm ode dynam ic hazard issue even under the burst property and fundam ental m ode assum ptions and 
can thus generate a hazard-free cover for the specified transitions.
2. If for dynam ic transition t l  signal b arrives before signal a, then the transition trajectory passes briefly 
through state s2 , before reaching its end sta te in cube C .
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Figure 3: C om parison between B urstm ode and SI hazards
Under the SI atom ic gate assum ption, this transition is hazard-free in the gC approach since the gate  
evaluates im m ediately as it enters each state. T h is m eans that the transition is guaranteed not to turn on 
A  during the transition. W hen the end sta te C  is reached, the gate evaluates and eventually propagates a 
m onotonic transition to the ou tput. W hile this holds true for the SI gC approach due to the atom ic gate  
assum ption, it does not hold true under the B urstm ode burst property assum ption. T his is due to the gate  
not being considered atom ic and thus even if signal 6 arrives before a at the perim eter o f the gate, they  
m ay arrive at the different stacks inside the gate in arbitrary order thus m aking it possible to enter sta te s i ,  
sw itching on cube A.  If A  is slow and C  sw itches on first, it m ay cause a hazard on the output.
Under the SI atom ic gate assum ption, the 21 transition is hazard-free in the sC approach since the gate  
im plem enting cube A  evaluates im m ediately due to signal c d isabling it from any further changes. A  will 
therefore remain off during the transition, and when entering the end sta te o f 21, C  will evaluate and 
eventually propagate a m onotonic transition to the output. W hile this holds true for the SI sC approach  
due to the atom ic gate assum ption, it does not hold true under the Burstm ode burst property assum ption. 
T his is due to the gate for A  not being considered atom ic and thus even if signal 6 arrives before a at the 
perim eter o f the gate, they m ay arrive at the different stacks inside the gate in arbitrary order thus m aking  
it possible to enter state s i .  T h is m ay cause C  to switch on before A,  causing a hazard on the output.
4 .3 .2  B u r s tm o d e  s t a t ic  h a z a r d s .
Take the exam ple in figure 4 which m odels the introduction o f a possible sta tic  hazard in a B urstm ode cover. 
(N ote however that this hazard will not be seen at the output of the circuit due to the staticizer on the ou tput.) 
For the sake o f the discussion, assum e that cubes A, B ,  and C  are prim e im plicants found by the Burstm ode logic  
m inim izer and SI m ulti-cube algorithm  respectively. T he transitions we will consider are 21 followed by 22 followed  
by 23. Consider two different scenarios.
1. If for static  transition 21 signal a arrives before signal 6, then the transition trajectory passes briefly through  
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Figure 4: Com parison between Burstm ode and SI hazards
m oves to its end sta te  covered by cube C.
Under the SI atom ic gate assum ption, transitions t l  +  t2  are hazard-free in the gC approach since the gate 
evaluates im m ediately  as it enters each state. T his m eans that the A  cube will always have switched on 
before the sta te covered by the C  cube is entered and subsequently there will be no hazard. T his cover is also 
hazard-free under Burstm ode burst property and fundam ental m ode assum ptions since, by the assum ptions, 
it is guaranteed that the circuit will atta in  quiescence after t l  before the input burst o f <2 will arrive. Static  
hazards are therefore of no concern in a B urstm ode gC im plem entation.
Under the SI atom ic gate assum ption, transitions t l + t 2  are not hazard-free in the sC approach since the gate  
im plem enting cube A,  while evaluating im m ediately, m ay take an arbitrary long tim e to propagate its value. 
A s illustrated in figure 3, the internal node X  can then exhibit a glitch while transitions t ‘.2 +  tS are being  
performed, resulting in an incorrect final value o f the output. T his potential hazard however, is removed by 
the SI sC algorithm  since m oving over cube A  in this fashion indicates an entrance violation  which is solved  
by reducing cube A  to only cover the excitation  region m interm . The SI sC hazard removal addresses the 
B urstm ode static  hazard issue although such hazards can not m anifest in the corresponding B urstm ode gC  
im plem entation . T he cover produced by the SI sC im plem entation is therefore not m inim al in the number 
o f literals com pared to the hazard-cover requirem ents to achieve a hazard-free B urstm ode cover under burst 
property and fundam ental m ode assum ptions.
2. If for sta tic  transition i 1 signal a arrives before signal 6, then the transition trajectory passes briefly through  
sta te s i  and cube A,  before reaching its end sta te in state s 3. The follow ing dynam ic transition 12 then 
m oves to its end sta te covered by cube C.
Under the SI atom ic gate assum ption, transitions t l  + t2  are hazard-free in the gC approach since the gate 
evaluates im m ediately  as it enters each state. T his m eans that the transition is guaranteed not to turn 
on A.  W hen i ‘l  reaches the sta te covered by C ,  the gate evaluates and eventually  propagates a m onotonic  
transition to the output. Since t l  and t ‘l  are separate transitions and a B urstm ode circuit is guaranteed to
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attain  quiescence under burst property and fundam ental m ode assum ptions in between burst transitions, 
regardless o f the arrival order o f a and 6 to internal stacks, the output will be hazard-free.
Under the SI atom ic gate assum ption, transition t l  +  t2  are hazard-free in the sC approach since the gate 
im plem enting cube A  evaluates im m ediately due to signal c disabling it from any further changes. A  will 
therefore remain off during the transition, and when entering the end state o f t'2, C  will evaluate and 
eventually propagate a m onotonic transition to the ou tput. Since t l  and t'2 are separate transitions and a 
Burstm ode circuit is guaranteed to attain  quiescence under burst property and fundam ental m ode assum p­
tions in between burst transitions, regardless o f the arrival order o f a and 6 to internal stacks, the output 
will be hazard-free.
4 .3 .3  C o n c lu s io n s
From the discussion in previous subsections, it is clear that a SI gC cover is not enough to guarantee hazard-freeness 
under B urstm ode burst property and fundam ental m ode assum ptions. SI sC covers on the other hand not only  
provide required hazard-free covers, but also introduces extra hazard covers o f hazards that cannot m anifest in a 
controller restricted to  a legal Burstm ode behavior. Subsequently speed independent synthesis can not im plem ent 
circuits obeying Burstm ode burst property and fundam ental m ode assum ptions as well as Burstm ode synthesis 
can.
The following equations then inform ally express these observations in a clear and straight forward m anner.
Literal count: S I  g C  <  B M  g C  <  S I  s C
BM  hazards: S I  g C  >  B M  g C  =  S I  s C  =  0
4 .4  T im e d  c ir c u its
As discussed in the previous section, a SI m odel cannot deal w ith the fundam antal m ode issue. Since no fun­
dam ental m ode assum ption is m ade the algorithm  cannot assum e that the circuit has stabilized before the next 
input signal event occur. T h is problem  is inherent to  the tim ing m odel of speed independent circuits and cannot 
be solved w ithout v io lating the SI assum ption.
There is another approach called t im ed circuits [5] that also starts from a STG specification. T h is approach 
annotates signal transitions with tim ing bounds in an attem p t to prune the state graph o f unreachable states. 
This approach does not require a SI m odel but rather extends the specification to allow p utting  bounds on the 
delay of a circuit. G ates are still considered atom ic however.
For exam ple, one m ay specify that the response tim e for a given output to react to  a given input event will 
be w ithin a certain tim ing bound. W hen the STG specification, or rather an ER  structure, is entered into the 
synthesis algorithm s, a tim ing analysis step is first performed. T h is tim ing analysis use the tim ing inform ation  
from the specification and tries to find unreachable states in the sta te graph. Such states can then be removed  
from the state graph reducing the com plexity of the specification to  be synthesized w ithout changing its external 
behavior. The resulting sta te graph is then synthesized using the sam e speed independent assum ptions on gate 
behavior as discussed in section 4.2.
Once unreachable states due to  tim ing specifications in the state graph have been rem oved, the synthesis 
proceeds exactly the sam e as in speed independent synthesis. U sing the sam e figures as in the SI case, the 
difference in the interpretation of hazards that were discussed in section 4.2 then will then change to the following.
B u r s tm o d e  d y n a m ic  h a z a r d s .
1. If for transition t l  signal a is always guaranteed to arrive before signal 6, then state s i  is unreachable and 
thus rem oved from  the state graph. One m ight believe that th is would solve the problem  o f cube A  causing  
a hazard since it is not reachable. W hile this holds true for both the gC and sC SI approaches due to atom ic  
gate assum ptions, it does not hold true under the B urstm ode burst property. T his is due to  the gate not 
being considered atom ic and thus even if signal a arrives before 6 at the perim eter o f the circuit, they may 
arrive at the different stacks inside the circuits in arbitrary order thus m aking it possible to enter state s i .  
T his m ay cause C  to  sw itch on before A  causing a hazard on the output. (Observe that sta te s i  m ay still 
be covered by a prim e im plicant as a d on ’t care despite it no longer being in the sta te graph.)
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2. If for transition <1 signal 6 is always guaranteed to  arrive before signal a, then state s 2 is unreachable and 
thus removed from the state graph. T h is however, does not in any way affect the possibility of t l  to briefly 
enter cube A  followed by C . The hazard considerations will therefore be exactly the sam e as for dynam ic  
hazards in section 4.2.
B u r s t m o d e  s t a t ic  h a z a r d s . Sim ilar observations as those m ade for the Burstm ode dynam ic hazards above 
can be m ade to  the static  hazard considerations in section 4.2.
As we can see from the com parison, tim ed circuit synthesis algorithm s in their current form cannot deal with  
Burstm ode hazards any better than the speed independent synthesis (since the synthesis algorithm s after state  
graph pruning are, in fact, the sam e). The problem is that w hile tim ing analysis is used on the sta te graph to  
remove unreachable states, no tim ing is used by the synthesis algorithm s when finding im plied states.
5  E x t e n d e d  t i m e d  c i r c u i t s
In this section an extension to tim ed circuit synthesis is proposed that will help reduce the number o f im plied  
states caused by static transitions.
Due to the lack o f tim ing  considerations during the actual synthesis phase, tim ed circuits can not take advantage 
of a property fundam ental to achieving less entrance violations, nam ely the assum ption that the circuit m ay have 
stabilized between static transitions. (Observe though that during a dynam ic transition under SI assum ption, the  
circuit is assumed to have stabilized  as soon as the output has been propagated since only one gate-block m ay be 
on at the sam e tim e.) Entrance vio lations for such cases m ust therefore still be considered during the covering step. 
The key to  remove im plied states thus is being able to determ ine which static  transitions will obey the fundam ental 
m ode assum ption and which w ill not. For every static transition that will obey the fundam ental m ode assum ption  
we do not have to  find any im plied states. We inform ally define a transition obeying the fundam ental m ode  
assum ption as a transition that after reaching its end state, the circuits internal nodes will stabilize before the 
next transition out o f this sta te com m ences. N ote that the assum ption o f atom ic gates in sC im plem entations still 
is valid under the new fundam ental m ode assum ption. In this case, the fundam ental m ode assum ption refers to  
all internal gate outputs (nodes) o f the circuit having reached their final values for the given state.
By using tim ing inform ation conveying how long the m axim um  tim e the circuit m ay take to  stabilize after 
receiving a certain input and com pare this to  the m inim um  tim e until the next input signal arrives to the circuit, 
we can determ ine if the fundam ental m ode assum ption is violated or not. If it is violated, then we m ust consider 
im plied states, but if  it  is m et there is no reason to  find im plied  states. T his approach then removes the constraint 
that two gate-blocks can not be on at the sam e tim e, as two covers now not only can be on at the sam e tim e  
due to  different gate delays, but their cubes are actually allowed to overlap eachother if they do not cross any 
transition trajectory that does not obey the fundam ental m ode assum ption. N ote that this m ethod can also be 
used to annotate static  subtrajectories o f a transition to find out if indeed the transition can be broken up into two  
transitions, the first o f which obeys the fundam ental m ode assum ption. T his m ethod can o f course also be used to  
m odel settling tim e due to sta te variable feedbacks by treating them  as input transitions. The assum ption that the 
circuit has stabilized after a dynam ic transition as soon as the output event has occurred is also true under this new  
assum ption since although several cubes m ay be on at the sam e tim e, all internal nodes are stable at the beginning  
of the transition. In a reset region, that m eans that all set region cubes that are in itia lly  on m ust m onotonically  
go off before the C-elem ent is enabled to  respond to  the reset region cube going on. N ote that while several cubes 
can switch off, but only one cube can sw itch on. Otherwise the circuit would not be guaranteed to  have stabilized  
at the tim e the output changes value. A gate-block can thus not cover subsets  o f other excitation  regions. It is 
allowed however, to extend into another excitation  region if it w ill cover it com pletely, thus enabling us to  remove 
the other cover, resulting in only one gate-block covering each excitation  region (thus several excitation  regions 
m ay be covered by the sam e gate-block).
E R  r u le  e x t e n s io n .  In order to derive how long tim e it w ill take the circuit to stabilize due to a static  transition  
we m ust extend the rule concept o f the ER structure. A rule can now also be used to  specify enablings o f non­
enabled signals. I.e. the enabling signals in this case are input signals that are m aking transitions in the output 
signals quiescent states.
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A “non-enabled” (fundam ental m ode) rule can then also be annotated with the m axim um  tim e it will take 
the cover o f the excitation  region o f the non-enabled signal to settle after the enabling signal(s) have arrived. A 
fundam ental m ode rule will therefore have the following syntax: 
s ig n a lenabling s ign a lnon- enabled TTiarkiTlginitial stabilize
The extended m ulti-cube algorithm  then becom es the following:
1. Find pr im e  implicants
2. Find implied states
3. Find candidate implicants
4. Construct CC table
5. Solve CC table
W here the extended definition of the “find im plied states” step will be the following:
•  A sta te s is an im plied state o f an im plicant c for the excitation  region E R ( u *, k) if  s is not covered by c and 
is a predecessor of a state s' that is both  covered by c and in the quiescent set, and the transition s,- —> s' 
does not obey the fundam ental m ode assum ption, i.e.
IS (c )  — s |s  ^ c A 3s'[(s , s') G T A s' 6  c A s' 6  Q S ( u * ) A \F M ( s ,  s')]
W here com pliance w ith the fundam ental m ode assum ption can be expressed as follows:
•  A cover c obeys the fundam ental m ode assum ption for a transition t if  its m axim um  settling tim e s t for t is 
greater than the m inim um  arrival tim e of the next input event i.
T he rest o f the synthesis steps are not changed. In the following exam ple we abstract the settling tim e annotation  
to just indicate that the circuit indeed is guaranteed to have settled  before the next input transition can occur. 
If the full scope of the tim ing analysis were to be used, the m axim um  settlin g  tim e would have to be com pared  
to the m inim um  arrival tim e of the next input transitions to  determ ine if the fundam ental m ode assum ption is 
violated  or not.
An exam ple of using this m ethod is illustrated in figure 5. As shown the ER  structure has been extended  
w ith two fundam ental m ode rules (m arkings, m in, and m ax tim ing not shown) that lets the synthesis algorithm s 
know that these static transitions (a —, 1 and d —, 1) for excitation  region c + , 1 can be treated as if they obey the 
fundam ental m ode assum ption. In other words we are guaranteed that transition a —, 1 will not occur before the 
logic covering the excitation  region for c + , 1 has stabilized after transition d —, 1. Sim ilarly we are guaranteed  
that b—, 1 does not occur until the logic has settled  after transition a —, 1. W ithout using this fundam ental m ode 
annotation, prim e im plicant a'b has F I  10 as an im plied state forcing the im plicant to be split searching for 
candidate im plicants. Using the fundam ental m ode annotation, the prim e im plicant does not have any im plied  
state and can be used in the cover w ithout introducing extra im plied sta te colum ns that m ust be covered by other 
im plicants. The cover using the fundam ental m ode annotation then becom es a'b, and when not using it becom es 
a'bc'.
As w ith the m inim um  and m axim um  tim ing bound annotation in a tim ed circuit specification, the fundam ental 
m ode settling tim e annotations in the extended tim ed circuits can be gradually introduced and tightened. This 
allows great flexibility in how much tim ing  inform ation the designer wants to  enter into the specification.
E x t e n d e d  t im e d  c ir c u it s  r e la t io n  t o  B u r s t m o d e .  B y using tim ed  circuit synthesis with the proposed fun­
dam ental m ode annotation, The properties o f Burstm ode controllers can be m odeled more precisely in the STG  
synthesis. Since unnecessary covers due to  im plied  states o f static transitions that actually obey the fundam ental 
m ode constraint are no longer included in the solution, the literal count com pared to  that achieved by B urstm ode  
synthesis should be the sam e, or very close.
We m ust observe however that when several cubes are allowed to  be on at the sam e tim e in the sC im plem en­
tation , when translated to a Burstm ode gC im plem entation  the cirucit is not guaranteed to have settled  by the 
tim e the output changes. T his is due to  transistor stacks having different drive strength which m ay result in one 
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Figure 5: E xam ple o f extended tim ed circuit synthesis
By also annotating enabled signals (as opposed to non-enabled), i.e. the rules o f an o u tp u t’s excitation  region, 
with a m axim um  settlin g  tim e, we can decide if the resulting cover can be safely translated into a gC im plem enta­
tion. N ote that if the fundam ental m ode assum ption annotation  m ethod is extended like so, the m inim um  arrival 
tim e for the next input transition can always be annotated  w ith a value large enough to satisfy this constraint. By  
inserting delays on signal wires we can therefore always ensure that the fundam ental m ode assum ptions are m et 
and that the sC circuit can be safely translated into a hazard-free gC circuit seen from  a Burstm ode point o f view. 
N ote however that this extra extension to fundam ental m ode annotation has no m eaning for sC im plem entations  
since gates are assum ed to be atom ic.
6  R e s u l t s
The sim ilar results for the SI gC and B urstm ode gC im plem entations illustrated in figure 6 are a bit surprising 
since the SI gC should potentially  be able to find better covers since it does not consider any kind o f logic hazards. 
Observe that the SI gC im plem entations are not guaranteed hazard-free under B urstm ode burst property and 
fundam ental m ode assum ptions. As expected, the SI sC im plem entations som etim es have to remove hazards for 
static  transitions, hazards that cannot actually  occur under the B urstm ode assum ptions, and thus result in larger 
covers. T he large difference in the synthesis tim e is due to the SI synthesis using a very efficient single cube 
algorithm  based on graph traversal rather than finding prime im plicants as in the Burstm ode case.
As can be seen in figure 7, the introduction o f fork-join concurrency in the SI design did result in a com plexity  
increase. It is hard to m ake a fair com parison though since not the sam e sta te variable assignm ents can be used (as
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Rules I/O Time Literals
GCD 2p 3D gC 320 18 840 140
ATACS gC 11 140
sC 15 247 *
Factorial 2p 3D gC 92 16 88 46
ATACS gC 1 46
sC 1 54 *
Factorial 4p 3D gC 95 16 83 42
ATACS gC 1 42
sC 1 42
scsi_isend 3D gC 81 10 30 48
ATACS gC 1 51 *
sC 1 60 *
d iffeq jm u ll 3D gC 48 7 30 31
ATACS gC 1 31
sC 1 33 *
sbuf_send_ctl 3D gC 34 8 24 30
ATACS gC 1 30
sC 1 35 *
mp_fwd_pkt 3D gC 24 7 27 14
ATACS gC 1 16
sC 1 16
Figure 6: Com parison between B urstm ode and SI im plem entations
in the com parison o f  the sam e-concurrency im plem entations). Since the state variable assignm ent in the SI case 
was fairly naive, better results are to be expected when a good  sta te assignm ent algorithm  is used. The figure also  
illustrates the added com plexity o f the sam e partitioned B urstm ode im plem entation due to  signal sharing logic. To 
get a fair com parison o f  the num ber o f transistors an input signal m ust take through the circuit before generating  
an output, the figure also illustrates the average “transistor-depth” o f each output signal. T h is also takes into  
account the signal sharing logic for the partitioned B urstm ode case. The sim ilar “gate-depth” o f the signal paths  
in the partitioned B urstm ode and centralized SI realizations indicates that the centralized approach would have 
an advantage due to  its  greater ability to take advantage o f technology m apping. The d issim ilar gate-depth  for 
the f a b l r e q  and f a b 2req  signals in the fork-join can to  a large part be explained by the naive sta te assignm ent in 
the SI case.
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